An Analog Maximum Power Point Tracker with Pulse Width Modulator Multiplication for a Solar Array Regulator

José A. Carrasco, Francisco García de Quirós, Higinio Alavés, Moisés Navalón

Abstract— A simple multiplier for the estimation of the maximum power yield of a solar panel may be realized with a pulse width modulator working as analog multiplier circuit. Though the output of the pulse width modulator multiplication is not proportional to the actual output power of the solar panel, it may be shown that its maximum follows the maximum of the power curve of the panel. The multiplier allows a complete analog implementation of the maximum power point tracker of the panel thus keeping the simplicity needed in robust electronic systems. This paper presents the working principle of the maximum power point regulator, its design procedure and a practical implementation for a low power solar panel, 7.1V and 487mA, using in small satellite platform applications.

Index Terms—Analog multipliers, maximum power point trackers, pulse width modulated power converters, regulators, solar energy, solar power generation.

I. INTRODUCTION

AXIMUM Power Point Tracker (MPPT) circuits are subject to maximum scientific and technical interest because they considerably increase the power yield of a solar panel. At present, it is unconceivable to think of a high efficient solar facility with no MPPT at the output lines of its solar panels. This is the reason why research and development on this area has been very prolific specially on digital techniques, which make use of the latest digital processing integrated circuits in the market.

The usual principle to set the working of the solar panel at its maximum power relies on the multiplication of its voltage and current yields, which are mainly dependent on the incident radiation and the environment working temperature. After this calculation, a negative feedback circuit acting over a solar panel regulator, usually implemented by a DC-DC converter, positions the operating point of the solar panel at the maximum power point over its characteristic curve.

Moisés Navalón is with Embedded Instruments and Systems S.L, Avda. de la Universidad, 03202 Elche, Spain.

While many examples of digital techniques for tracking a solar panel maximum power point exist, analog techniques are less usual and commonly relay on clever techniques to implement the multiplier, such as an XNOR gate [1] or a commercial analog multiplier [2].

In the digital domain, the electronics needed for a MPPT may be greatly simplified by relying on the power processing of a modern microprocessor or digital signal processor, which may even implement fixed or floating point operations, over a digitalization of the output voltage and current of the solar panel. Reference [3] offers a quite complete revision of digital implemented techniques and its comparison with analog ones.

For very specific applications, however, it is desirable to consider simple analog circuitry to offer a high degree of simplicity and robustness and very well-known failure modes. These are the reasons for the existence and habitual use of the Denzinger MPPT for space systems [4] based on a property of the I-V characteristic curve of the solar panel that relates the ratio between the current and the voltage of the panel with the derivative of the current with respect to the voltage; and the Rueda MPPT [5] that maximizes the current at the output of a DC-DC converter that regulates the solar array over a constant bus voltage.

Even simpler approaches exist such as approximating the MPPT of a solar panel by placing its voltage at a certain percentage (usually between 70 and 75%) of its open circuit voltage. However, this technique does not actually place the panel over its MPPT and, worse, the circuitry has to short circuit and open the panel (to fully calculate the characteristic curve) producing disturbances and losses in the supplied circuit.

II. WORKING PRINCIPLE OF THE PROPOSED MPPT

The present strategy to estimate the maximum power point of a solar panel (or solar array) has been developed to extract energy from the panel to a power bus at a lower voltage. This is a general, very used, arrangement in autonomous systems, such as telecommunications and Earth observation satellites [6], and even smaller platforms [7]. The power bus fed by the solar panel does not need to be regulated, the only requirement for it is having a voltage that changes slowly with time in order not to interfere with the MPPT circuitry, and thus this strategy is general and may be readily used in non-regulated buses as well as regulated ones.

The working principle of the MPPT relies on a pulse width modulator multiplier, followed by a peak detector. The use of a PWM modulator as a multiplier was patented in 1967 [8] and since then we may find it within many different electronic circuits. However, it has not yet been applied in the

Manuscript received June 5th, 2017, revised on May 28^{th} , 2018 and August 22^{nd} , 2018; Accepted on November 30^{th} , 2018. This work has been supported by Embedded Instruments and Systems S.L. as part of its Naosat Space Platform development.

José A. Carrasco (jacarrasco@umh.es, josecarrasco@emxys.com), Francisco García de Quirós (fgarciani@umh.es, fgarciaq@emxys.com) and Higinio Alavés (halaves@umh.es, higinio.alaves@emxys.com) are with the University Miguel Hernandez of Elche (Spain), Dept. of Materials Science, Optics and Electronics Technology, Avda. de la Universidad, 03202 Elche, Spain, and with Embedded Instruments and Systems S.L, which is a spin-off of the University Miguel Hernandez of Elche.

implementation of the multiplier of a maximum power point estimator (and tracking) as described in this paper.

The strategy used to estimate the MPP of the solar array out of the PWM multiplier is the Perturb and Observe (P&O) technique, that is very well known and robust, and consists on identifying the MPP by oscillating around it. The P&O method has proven to provide very accurate estimations of the solar array MPP when working in static conditions [3] [9], i.e. nontransient changes in temperature or irradiance of the environment, with efficiencies bigger than 97%, which compare to closer to 100% efficiencies when considering methods such as Incremental Conductance, Constant Voltage [10] or MPPE [11], and variations of these techniques [12]. The P&O technique used in the present paper may be further optimized for reducing its inherent oscillation and increasing tracking efficiency by using some techniques not discussed in the present paper, see [13], and although it is unable to cope with the dynamic behavior of the MPP, i.e. change of one solar cell characteristics within the array that may result in several local maxima, or transient temperature and irradiance conditions, modifications of the technique using [14] and [15] may be introduced to deal with such transient behavior.

The characteristic curve of a solar panel, Isa vs. Vsa, is shown in Fig. 1 for two different temperatures T1 and T2, with T1 bigger than T2. Point Voc1 and Voc2 on Fig. 1 are the open circuit voltages (no current yield) of the solar array, at temperatures T1 and T2 respectively, while currents Isc1 and Isc2 are the short circuit currents (zero voltage across the panel). Points (Vmpp1, Impp1) and (Vmpp2, Impp2) represent the maximum power points (MPP1 and MPP2) of the characteristic curve at the mentioned temperatures. The segments of the curves for voltages below and above the MPP may be well approximated respectively by constant currents, IC1 and IC2, or constant voltages, VC1 and VC2, when approximate simulations or calculations are to be made.



Fig. 1. Two characteristic curves, Isa vs. Vsa, of a solar panel at two different temperatures TC1 and TC2.

Fig. 2 shows the possible variation in solar array MPP voltage when implemented by triple junction GaAs cells (such as Azurspace 3G28C) normalized by the number of solar cell triplets (this ratio will make sense later in the paper because the ratio of solar cells over battery cells has to be 3). From this figure we can extract that the MPP voltage of a high performance solar array spans from 6.7V to 7.5V (multiplied by the number of triplets) when the irradiances go from 1 Sol to

half that value and the temperatures from -20oC to +60oC, which are reasonable values for Earth and space environments.



Fig. 2. Maximum power point voltage and current values for a solar array and its dependence with temperature and irradiance normalized to the number of cell triplets.

A typical implementation of the MPPT described in this paper is shown in Fig. 3. An Array Power Regulator (APR) supplies a battery that maintains constant its output voltage and receives feedback from a system, represented by the MPP control box, that measures the voltage and current from the panel and keeps track of its MPP. Besides, the MPP control box checks out the charge state of the battery by sensing its voltage and current.



Fig. 3. An Array Power Regulator (APR) with Maximum Power Point (MPP) estimation and control.

Fig. 4 shows a DC-DC (Buck type) regulator that may implement the APR in Fig. 3 when the battery voltage is below that of the solar array MPPT. According to this figure, the objective of the DC-DC converter is to regulate the voltage Vsa across the capacitor Csa in parallel with the panel, i.e. the solar panel voltage, while maximizing the product Vsa times Isa, which is the power yield of the panel. To do that, Isa is sensed with the sensor Sc that amplifies it with a gain G in a way that produces a voltage VRm across the resistor Rm given by (1).

$$VRm = Rm \cdot G \cdot Isa \tag{1}$$



Fig. 4. A DC-DC downconverter to implement the APR in Fig. 3.

The DC-DC converter in Fig. 4 changes the Vsa voltage by having its duty cycle, D, defined at the comparator COMP1 by the intersection of a reference voltage, Vref, and a ramp waveform, Vramp. The output of the comparator COMP1 makes the transistor T1 be in ON state when it is in low state and in OFF when it is in high state (due to the action of the inverter INV). The relationship between VBAT, i.e. the battery voltage and output voltage of the DC-DC converter, that is constant in the considered case, and the solar array (SA) voltage Vsa, that in this case is the variable input voltage depending on the duty cycle D, is defined by in (2).

$$Vsa(D) = \frac{VBAT}{D}$$
(2)

Where we are assuming that the battery voltage changes very smoothly over time. And the power yield of the solar panel (3).

$$Psa = Vsa \cdot Isa \tag{3}$$

By introducing (2) in (3) we get (4).

$$Psa(D) = \frac{VBAT}{D} \cdot Isa$$
 (4)

And considering the model (5) of the solar panel that relates its current yield vs. its output voltage, with no parasitic components for simplicity [16].

$$Isa(D) = Isc - Ir \cdot (e^{\alpha \frac{VBAT}{D}} - 1)$$
 (5)

Where Isc is the panel short circuit current, Ir its dark current, and α a parameter that depends on the manufacturing process of the panel cells. By introducing (5) in (4) we get the power yield of the solar panel as a function of the DC-DC converter duty cycle (6).

$$Psa(D) = \frac{VBAT}{D} \cdot \left(Isc - Ir \cdot \left(e^{\alpha \cdot \frac{VBAT}{D}} - 1 \right) \right) \quad (6)$$

Now we have to consider the value of the voltage across the resistor Rm, that is zero (the resistor is short-circuited) when the output of COMP1 is in low state and (1) when COMP1 is in high state.

Thus, the voltage value across Rm changes from zero to (1) with a duty cycle 1-D, because of the inverting driver in Fig. 4. Further, the value of the output voltage of the low pass filter implemented by Rf and Cf is the mean value of the voltage across Rm, which is given by (1) weighted by 1-D, see (7).

$$VCf(D) = Rm \cdot G \cdot Isa \cdot (1 - D) \tag{7}$$

By introducing (5) in (7) we get (8).

$$VCf(D) = Rm \cdot G \cdot \left(Isc - Ir \cdot \left(e^{\alpha \frac{VBAT}{D}} - 1 \right) \right) \cdot (1 - D)$$
(8)

It is apparent that (8) is not actually proportional to the panel output power, Psa, and therefore we may not use (8) to estimate the actual panel output power. However, (6) and (8) have its maxima at the same value of the duty cycle D. To probe that this is so we may take the approximation (9) within a duty cycle range that considers the variation of the solar array voltage given in Fig. 2 and the battery voltages given by those of a Li-Ion cell, i.e. from 3.6V to 4.1V. Under these conditions it is easy to prove that the duty cycle of the Buck APR in Fig. 4 has to cope with a variation from 47% to 61%.

$$(1-D) \approx \frac{0.245}{D}$$
(9)
for $D \in [0.47, 0.61]$ with an error less than 1.2%

By introducing (9) in (6) results in an equation of similar shape to the average value after the PWM multiplier, see (10), and therefore it is apparent to see that for the contemplated duty cycle variations the maximum averaged output of the PWM multiplier (8), given by Cf in Fig.4, coincides with the maximum of the solar array power given by (6). Fig. 5 shows the duty cycle difference between the exact MPP given by (6) and the approximate (estimated) one given by (10) at different irradiances and temperatures for difference (i.e. error) in duty cycles is less than 1% which results in a power error at MPP of less than 2% as shown in Fig. 6. These two figures show different curves for the values of irradiance and temperature extracted from Fig. 2.





Fig. 5. The differences (error) in duty cycle of the Buck APR when the PWM multiplier is used to estimate the MPP of a solar panel working under extreme irradiances and temperatures for different battery voltages. (1367 $W \cdot m^{-2}$ irradiances are represented as a solid line and those for 683 $W \cdot m^{-2}$ as dashed.)

Considering again (8), that is the actual estimation of the solar array power as provided by the PWM multiplier, we may even use this equation to estimate the power delivered by the solar array if a proper calibration or renormalization is done to account by the difference in gain between (8) and (10), which is the approximation of the actual solar array power. Fig. 7 shows, as dashed lines, the power yield estimation of a solar array implemented by three Azurspace 3G28C cells as given by (8), normalized (multiplied) by VBAT over the product of Rm, G and 0.245, as a function of the duty cycle, and the exact curve given by (6), as solid lines. As we may see, both curves nearly

coincide although we need to exactly know the working battery voltage to provide an accurate estimation. Note that, as shown in Fig. 5 and Fig. 6, we do not need to know the battery voltage to estimate the MPP as long as it is constant at any given time.



Fig. 6. The power error of the solar array working at MPP for extreme irradiances and temperatures with the Buck APR and PWM multiplier as estimator as compared with the actual MPP given by (6). (1367 W·m⁻² irradiances are represented as a solid line and those for 683 W·m⁻² as dashed.)



Fig. 7. Output power of a solar array made out of three Azurspace 3G28C cells as conditioned by a Buck APR, that supply a Li-Ion battery cell, over the duty cycle at three different operating conditions. The solid line is the actual curve while the dashed line the estimated power given by a normalized (8), see text.

III. MPPT CIRCUIT WORKING AND JUSTIFICATION OF DESIGN

To implement a circuit that positions a solar panel at its MPP we implement the circuit in Fig. 4 whose workings follows:

- Transistor T2, within the integrator, INT, sub-circuit, is initially open and a result capacitor Cref keeps charging sweeping the solar panel output voltage. As the voltage across this capacitor defines the duty cycle of the APR DC/DC, D increases from its minimum value as Cref voltage is compared with the ramp in COMP1.

- As a result, Vsa starts its operation at a point close to its open circuit voltage (small D, M1 open, and T1 closed, most of the time) and the Csa capacitor is charged up to the voltage across the solar panel. As the duty cycle increases the solar

panel voltage decreases and its characteristic curve travels from the locus of constant voltage to the one of constant current. At the same time transistors M1 and T1 operate at any a given duty cycle, D.

- The operation of T1, switching the voltage of resistor Rm, produces a mean voltage across VCf given by (8) that follows the power curve of the solar panel, as shown in the previous paragraph, and will reach a maximum even if D continues increasing. This maximum voltage is stored in the peak detector implemented by capacitor Cp in the sub-circuit labeled PICO, implemented by the diode D2 and the amplifier that precedes it.

- At the same time comparator with hysteresis COMP2, at sub-circuit labelled HIST, compares the voltage across Cf and VCp, effectively detecting when Vsa has travelled over its MPP, and change the state of the latch DFF. When this occurs transistor T2 starts conducting and the capacitor Cref (within INT sub-circuit) discharges.

- When Cref decreases its voltage (discharges), the APR duty cycle D decreases as well and the voltage across Cf increases, because we are travelling towards the MPP again. As a result, COMP2 changes to low state being ready to the next operation.

- Now the duty cycle is decreasing and the solar panel traveling from the locus of constant current to the one of constant voltage over its characteristic curve producing and increase of the voltage across VCf followed by a decrease, when it goes over the MPP. This produces, again, a change in comparator COMP2 that triggers DFF switching off T2.

- After this occurs Cref starts to charge again making D increase and repeating over the starting situation making the system oscillate over the MPP of the solar panel.

Fig. 8 shows the simulated waveforms in points of the circuit in Fig. 4. Vref and Vramp define the duty dycle, D, and the operating frequency of the APR DC DC converter; Voltage across Rm, VRm, that is inverter with respect to the duty cycle and the mean value of the voltage across Rm, VCf, which is stored at Cf.

Fig. 8 shows, as well, the (zoomed) voltage across Cf, that oscillates at a frequency smaller than the APR switching frequency and the power yield of the solar panel, Psa, that oscillates around the MPP defined by Vref. We can easily observe that this is so because the duty cycle of the converter is proportional to Vref and the increase and decrease in duty cycle produces an increase in power that starts to decrease approximately in the middle of the excursion of Vref. Further, we may see that the voltage Cf at the output of the PWM multiplier follows (has the same shape) that of the solar array power. The circuit has been simulated using Linear LTSpice simulator.

Apparently, it would be desirable to avoid the oscillation across the MPP, but much complex circuits would be needed and this is an acceptable solution for many applications. We may find digital techniques in the literature [11] that eliminate this oscillation but for many applications a simple (analog) circuit like the one described to prove this new technique is desirable.

As per the design it is important to remark the role of the resistor R1 and R2 (see Fig. 4) because:

- They slightly decrease the value of VCp to make the the comparison with VCf and make COMP2 change its state when the circuitry goes over the MPP.

- Discharge the Cp capacitor with a time constant bigger that the switching period to change the conditions at which the MPP occurs if the solar panel conditions change (i.e. variation in illumination or temperature).



Fig. 8. Waveforms at several points of the circuit in Fig. 4. Top: a general view of the waveforms; Bottom: the reference voltage, that changes the duty cycle, and the proportionality of the PWM multiplier voltage and the solar array power.

IV. EXPERIMENTAL IMPLEMENTATION

We have implemented an experimental setup to verify the proposed MPP strategy over three AZURSPACE 3G28C connected in series that at 28oC present the MPP at 7.1V and 487mA (3.5W); the open circuit voltage of the set is 8.0V and its short circuit current 506mA. The battery is implemented by a Saft Li-Ion cell of type MP144350.

As all the circuitry has to be powered either by the battery or the solar array voltage we have implemented the current sensor (Sc in Fig. 4) as shown in Fig. 9. By selecting R51 and R52 equal to 47Ω , R53, R54 and Rm equal to $4.7k\Omega$ and Rs equal to $100m\Omega$, we end up with a current amplification of 10V/A. This results in a voltage around 2V at Cf, after the PWM multiplication and average calculation (487mA • 10 V/A • (1 -0,6)), having 0.6 as approximate duty cycle, when the solar panel works at its MPP. For the circuit in Fig. 9 we have to take into account that the current mirror has to be implemented by a matched transistor pair such as the 2n3810, the other transistor may be implemented by a 2n2907.

The implementation of the DC-DC converter follows the design of a conventional Buck (step-down) regulator in continuous conduction mode [17] at 250kHz switching frequency. MOSFET M1 is implemented with an International Rectifier IRF7406 and D1 with a Vishay BYM13-50. The output capacitor is 10μ F and the inductor is materialized with a Coilcraft 100μ H AE563PKA104MSZ part.



Fig. 9. The implementation of the current sensor to measure the current yield of the solar array.

In Fig. 4, transistor T1 is implemented with a Failchild 2n2222, Rf with a 100 k Ω resistor and Cf with a 1nF capacitance.

The circuit in Fig. 10 shows the implementation of the ramp generator of the DC-DC converter and the driver of its power transistor. We get a 250kHz ramp at Vramp by choosing a 10 k Ω resistor for R63, 6.7k Ω for R64, 1nF for C62, 10nF for C63, implementing a current source with T60 (Fairchild 2n2907) to provide 3.5mA (adjusted by 330 Ω for R65 and 5k Ω for R66) to the Zener diode Z61 (ZV55-B3V9).

The circuit in Fig. 10 is supplied by the solar panel voltage regulated by a (low dropout) LM1086 to provide +5V. Following this supply strategy, we see that the full circuit is self-supplied, and thus works on its own as soon as the solar panel is illuminated (and provides more than +6V).

COMP1 (either on Fig. 10 or Fig. 4) compares Vref and Vramp providing the voltage that drives the power MOSFET and the PWM modulator. Transistors are implemented with 2n2222, for npn, and 2n2907 for pnp, while R691 is selected equal to $24k\Omega$, R692 to $3k\Omega$, R693 to 10Ω , R68 to $6.9k\Omega$ and R67, to bias the output of COMP1 is equal to $4.7k\Omega$.

The capacitor Cp, in Fig. 4, has to be charged by the combination of R1 and R2 with a time constant much bigger that the switching frequency of the DC-DC converter. These resistors provide the voltage to be compared with the peak value of Cp and reduce it by 10%. By selecting $10k\Omega$ for R1 and $90k\Omega$ for R2 we satisfy these requirements.

Comparator COMP2 in Fig. 4 is implemented with a LM393 and a hysteresis of around 50mV (implemented with resistors of $1k\Omega$, $1k\Omega$ and $100k\Omega$ respectively for R3, R4 and R5). This produces an oscillation over the MPP current of the panel of 20mA (which is the inverse of the current sensor gain times 1-D times the hysteresis) equivalent to less than 5% of the solar panel current at the MPP). The flip-flop DFF is implemented by a Texas Instruments CD4042.

The integrator implemented by Cref is selected to be 100μ F and two resistors to charge and discharge it at 10mA when the panel is at its MPP, thus R6 and R7 are 470 Ω . Further, these resistors provide a time constant for the integrator of 5ms, which is much bigger than the switching frequency of the DC-DC and less than the peak detector. As before T2 is a 2n2222 and its bias (base) resistor is 4.7k Ω .



Fig. 10. The ramp generator, PWM comparator and driver of power MOSFET.

Fig. 11 presents the practical implementation of eight circuits like the one described over a 95 mm x 95 mm PCB for a Cubesat platform. Thanks to the simplicity of this MPP strategy and low power count a high density of power conditioners may be achieved. The eight circuits condition 8 solar panels implemented by three 3G28 AZURSPACE cells in series and charge two Saft batteries providing a very high degree of redundancy and failure immunity.



Fig. 11. Eight implemented circuits as the one described in the text are included in this 95 mm x 95 mm PCB.

V. EXPERIMENTAL RESULTS

Experimental evidence of the working of the circuit has been logged by connecting a panel formed by three Azurspace triple junction 3G28C cells in series to one of the circuits in Fig. 11 and using one SAFT MP144350 Li-Ion cell. We present results that use a direct light table beam [18] over the solar cells conditioned by the circuit in Fig. 11. Different results for different irradiances, as stated in the figure, are obtained by tilting the solar cell with respect to the light incident angle.

By following this procedure, we obtain an approximation of the solar panel characteristic curve at several angles by proceeding as described in [10], which provides a very good estimation of both the characteristic curve a position of the maximum power point. Four (I, V) coordinates are usually enough to obtain a very good approximation. As an example, estimated curves for three irradiances are presented in Fig. 12 obtained from (I, V) measured points marked as crosses, that result by sweeping the duty cycle of the Buck under constant solar array illumination and provides, by calculation, the MPP based on values for Isc, Ir and α that make the curve (5) fit through these points with minimum error. The MPP for each curve is, as well, verified by actual measurements of the current and voltage outputs of the solar array.

The MPP estimated by the PWM multiplier is given by the maximum voltage value measured at the output of the PWM multiplier (Cf in Fig. 4) when sweeping the Buck duty cycle and is marked with a hash character in Fig. 12 over the characteristic curve of the solar array. This estimated value is compared with the actual MPP value, represented in Fig. 12 with an asterisk sign, obtained with the maximum value of the direct multiplication of the array voltage and current, which greatly coincides with the calculated value given by the solar array approximation as provided by [11].

As may be seen in Table I the experimental value provided by the estimator and the measured value (after actual current and voltage solar panel figures) differ in less than 2%, thus verifying our theoretical approximations.

Fig. 13 shows an oscilloscope capture of the voltage, VCf, across the capacitor that holds the value of the solar panel intensity and voltage multiplication in capacitor Cf in Fig. 4 and the reference voltage, Vref, to make the APR oscillate around the panel MPP, capacitor Cref in Fig. 4, when the array is under 1kW/m2. It may be seen that, as expected, the MPP (maximum value across Cf) occurs at approximate the mid-excursion value of Cref, as it occurs in the simulation of Fig. 8.



Fig. 12. Steady-state condition of the experimental measurement of the MPPT circuit. The "x" are measured points of the characteristic curve used to estimate the curve, in solid line; the asterism is the position of the average working point, i.e. the MPP.

TABLE I.
Estimated and measured MPP in the experimental setup.

Cell Irradiation (W/m ²)	Measured Maximum Power Point (W)	Estimated Maximum Power Point (W)	Error (%)
1000	2,30	2,25	2%
939	2,25	2,20	2%
866	2,10	2,05	2%



Fig. 13. The voltage across Cf, proportional to the panel power, bottom, and the reference voltage of the APR, Vref, top. (See Fig. 4.)

VI. CONCLUSION

A multiplier based on a Pulse Width Modulator has been used to calculated the maximum power yield by a solar panel and position is operation point around it by using a step-down DC-DC converter. Although the output of the multiplier is not proportional to the actual energy output of the panel, it may be shown that their maxima coincide, with a very small error in the estimation of the MPP over maximum duty cycle variation over extreme working conditions of GaAs solar cells in combination with Li-Ion batteries. Therefore, this principle may be used as maximum power point estimator to implement a maximum power point tracker for a solar array working in static conditions. A detailed design and experimental data verify operation principle of the circuit.

REFERENCES

[1] Z. Liang, R. Guo, and A. Huang, "A new cost-effective analog maximum power point tracker for PV systems," Energy Conversion Congress and Exposition (ECCE), 2010 IEEE, pp.624-631, 12-16 Sept. 2010.

[2] Y. H. Lim, and D.C. Hamill, "Simple maximum power point tracker for photovoltaic arrays," Electronics Letters, Vol. 36, No. 11, pp.997-999, 25 May 2000.

[3] T. Esram, and P. L. Chapman, "Comparison of Photovoltaic Array Maximum Power Point Tracking Techniques," IEEE Trans. On Energy Conversion, Vol 22, No. 2, June 2007.

[4] W. Denzinger, "Electrical Power System of Globalstar," Proceedings of the European Space Power Conference, 1995, ESA SP-369.

[5] P. Rueda, and B. Van der Werrdt, "Segregated Maximum Power Point Tracking Based on Step-Up Regulation," Proceedings of the Seventh European Space Power Conference, 2005, ESA SP-589.

[6] W. Denzinger, and W. Dietrich, "Generic 100V / High Power Bus Conditioning," Proceedings of the Seventh European Space Power Conference, 2005, ISBN: 978-9-290-92900-0.

[7] S. Oprea, C. Radoi, A. Florescu, A. Savu, and A. Lita, "Power Architectures and Power Conditioning Unit for Very Small Satellites", in "Energy Harvesting and Energy Efficiency: Technology, Methods, and Applications", Springer International Publishing, 2017, pp. 491-539, ISBN 978-3-319-49875-1.

[8] A. W. Carlson, C.A. Furciniti, "Pulse-width modulation multiplier," Patent US3535657 A, 20 Oct 1970.

[9] C. Hua, and C. Shen, "Comparative study of peak power tracking techniques for solar storage system", APEC '98 Thirteenth Annual Applied Power Electronics Conference and Exposition, 15-19 Feb. 1998, ISBN 0-7803-4340-9. doi: 10.1109/APEC.1998.653972.

[10] D.P. Hohm and M.E. Ropp, "Comparative study of maximum power point tracking algorithms using an experimental, programmable, maximum power point tracking test bed", Conference Record of the Twenty-Eighth IEEE Photovoltaic Specialists Conference, 15-22 Sept. 2000, ISBN 0-7803-5772-8. DOI: 10.1109/PVSC.2000.916230.

[11] Ausias Garrigós, José M. Blanes, José A. Carrasco, Juan B. Ejea, "Real time estimation of photovoltaic modules characteristics and its application to maximum power point operation, Renewable Energy, Volume 32, Issue 6, May 2007, Pages 1059-1076, ISSN 0960-1481, http://dx.doi.org/10.1016/j.renene.2006.08.004.

[12] R. Faranda, S. Leva, V. Maugeri, "MPPT techniques for PV Systems: Energetic and cost comparison", 2008 IEEE Power and Energy Society General Meeting - Conversion and Delivery of Electrical Energy in the 21st Century, 20-24 July 2008, ISSN 1932-5517. DOI: 10.1109/PES.2008.4596156.

[13] N. Femia, G. Petrone, G. Spagnuolo, and M. Vitelli, "Optimization of perturb and observe maximum power point tracking method", IEEE Transactions on Power Electronics, Vol. 20, Iss. 4, July 2005. DOI: 10.1109/TPEL.2005.850975.

[14] K.H. Hussein, I. Muta, T. Hoshino, and M. Osakada, "Maximum photovoltaic power tracking: an algorithm for rapidly changing atmospheric conditions", IEE Proceedings - Generation, Transmission and Distribution, Vol. 142, Iss. 1, Jan 1995. DOI: 10.1049/ip-gtd:19951577.

[15] N. Femia, G. Petrone, G. Spagnuolo, and M. Vitelli, "Predictive & Adaptive MPPT Perturb and Observe Method", IEEE Transactions on Aerospace and Electronic Systems, Vol. 43, Iss. 3, July 2007. DOI: 10.1109/TAES.2007.4383584.

[16] J.A. Gow, and C.D. Manning, "Development of a Photovoltaic Array Model for Use in Power-Electronics Simulation Studies," IEEE Proceedings of Electric Power Applications, Vol. 146, No. 2, 1999, pp. 193–200.

[17] N. Mohan, T. M. Undeland, and W. P. Robbins, "Power Electronics: Converters, Applications, and Design,", 3rd ed., ISBN: 978-0-471-22693-2.

[18] A. M. Bazzi, Z. Klein, M. Sweeney, and K. P. Kroeger, "Solid State Solar Simulator," IEEE Trans. On Industry Applications, Vol. 48, No. 4, July/August 2012.



José A. Carrasco received his M.Sc. in Physics and Ph.D. in Electronics Engineering from the Universidad de Valencia, Spain, in 1991 and 1996 respectively. After a period of two years as power electronics researcher for the European Space Agency in the European Space Research and Technology Center, Noordwijk, the Netherlands, he joins the

Universidad de Valencia, in 1993, as lecturer and later, 1998, the Universidad Miguel Hernandez de Elche, Spain, as professor; at present holds a full professorship in the Electronics Technology Area. In 2005, he co-founded the company Embedded Instruments and Systems where he is CEO at present and has participated in several projects on power electronics, mixed (analog/digital) design, and instrumentation for space applications, including in-orbit technology and scientific demonstrations. His research interest focus on robust electronics for power, instrumentation and control systems in aerospace applications.



Francisco García de Quirós obtained a M.Eng. in Telecommunications in 1996 and entered the Electronic Engineering Dept. at ALSTOM Transport (Valencia, Spain), working on electronic control methods for locomotive DC drive motors and data acquisition systems for rolling vehicles. On 1998 joins AGBAR Group (Spain) in charge of the Software Engineering Dept. to develop projects for Remote control, Radiocommunications protocol drivers, and control centres based in SCADA systems for water distribution networks, Wastewater Treatment plants and other industrial processes. After a two-year stay at the Institute of Corpuscular Physics (CSIC), on 2005 co-funds the company Embedded Instruments and Systems, where currently holds the position of CTO. In 2000 joined the Universidad Miguel Hernandez as adjunct professor and currently is lecturer in the Electronics Technology Area. His interests include the design of embedded control and data acquisition devices and the provision of engineering services for the aerospace, commercial and scientific sectors.



Higinio Alavés received his M.Eng. in Telecomunications from the Miguel Hernández University of Elche, Spain, in 2012. He has been working in Embedded Instruments and System S.L. since 2008 and has participated in several projects for space applications for the the European Space Agency and the European Comision focusing in failure-free analog electronics

and digital design with FPGAs. He is currently working for the Ph.D degree in the Department of Materials Science, Optics and Electronic Technology, at the Miguel Hernández University with an interest focused on capacitive sensors.



Moisés Navalón received his M.Eng. in Telecommunications Engineering in 2008. In 2006, before obtaining his degree, he was granted with a FARO internship to join the company Delta-Utec in Noordwijk, the Netherlands, to work on the YES2 project as development engineer for different components for the satellite tether

deployment system. After this, he joined the company Embedded Instruments and Systems as R&D Hardware and SW Engineer, participating in several space projects as the UPMSat-2, developing its communication system, and the NAOSat Cubesat platform where he developed a C-Band transceiver, the ADCS and the TC&TM module. At present, he works on embedded control and data acquisition systems and instrumentation for industrial and space applications.